Regviz

Microchip Technology /ATSAMD21J15A /SERCOM0 /USART /INTENSET

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTENSET

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMD21J15A/SERCOM0/USART/INTENSET#0x0

7 43 0 0 00 0 0 0 0 0 0 0 0 (DRE)DRE 0 (TXC)TXC 0 (RXC)RXC 0 (RXS)RXS 0 (CTSIC)CTSIC 0 (RXBRK)RXBRK 0 (ERROR)ERROR

Description

USART Interrupt Enable Set

Fields

DRE

Data Register Empty Interrupt Enable
TXC

Transmit Complete Interrupt Enable
RXC

Receive Complete Interrupt Enable
RXS

Receive Start Interrupt Enable
CTSIC

Clear To Send Input Change Interrupt Enable
RXBRK

Break Received Interrupt Enable
ERROR

Combined Error Interrupt Enable

Links

()

Register License

Copyright © 2018 Microchip Technology Inc.

SPDX-License-Identifier: Apache-2.0

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data